c422025c18
The source and destination masters are reflecting buses or their layers to where the different devices can be connected. The patch changes the master names to reflect which one is related to which independently on the transfer direction. The outcome of the change is that the memory data width is now always limited by a data width of the master which is dedicated to communicate to memory. The patch will not break anything since all current users have the same data width for all masters. Though it would be nice to revisit avr32 platforms to check what is the actual hardware topology in use there. It seems that it has one bus and two masters on it as stated by Table 8-2, that's why everything works independently on the master in use. The purpose of the sequential patch is to fix the driver for configuration of more than one bus. The change is done in the assumption that src_master and dst_master are reflecting a connection to the memory and peripheral correspondently on avr32 and otherwise on the rest. Acked-by: Hans-Christian Egtvedt <egtvedt@samfundet.no> Acked-by: Mark Brown <broonie@kernel.org> Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> Signed-off-by: Vinod Koul <vinod.koul@intel.com> |
||
|---|---|---|
| .. | ||
| include/mach | ||
| at32ap700x.c | ||
| clock.c | ||
| clock.h | ||
| extint.c | ||
| hmatrix.c | ||
| hsmc.c | ||
| hsmc.h | ||
| intc.c | ||
| intc.h | ||
| Kconfig | ||
| Makefile | ||
| pdc.c | ||
| pio.c | ||
| pio.h | ||
| pm-at32ap700x.S | ||
| pm.c | ||
| pm.h | ||
| sdramc.h | ||