bd1aac809d
Add in pci shutdown method so that the adapter shuts down correctly and flushes its cache. Shutdown should also disable the adapter's interrupt when shutdown (in particularly if the driver is rmmod'd) to prevent spurious hardware activities. Signed-off-by: Mark Haverkamp <markh@osdl.org> Signed-off-by: James Bottomley <James.Bottomley@SteelEye.com>
468 lines
12 KiB
C
468 lines
12 KiB
C
/*
|
|
* Adaptec AAC series RAID controller driver
|
|
* (c) Copyright 2001 Red Hat Inc. <alan@redhat.com>
|
|
*
|
|
* based on the old aacraid driver that is..
|
|
* Adaptec aacraid device driver for Linux.
|
|
*
|
|
* Copyright (c) 2000 Adaptec, Inc. (aacraid@adaptec.com)
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2, or (at your option)
|
|
* any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; see the file COPYING. If not, write to
|
|
* the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
*
|
|
* Module Name:
|
|
* rx.c
|
|
*
|
|
* Abstract: Hardware miniport for Drawbridge specific hardware functions.
|
|
*
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/types.h>
|
|
#include <linux/sched.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/spinlock.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/blkdev.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/completion.h>
|
|
#include <linux/time.h>
|
|
#include <linux/interrupt.h>
|
|
#include <asm/semaphore.h>
|
|
|
|
#include <scsi/scsi_host.h>
|
|
|
|
#include "aacraid.h"
|
|
|
|
static irqreturn_t aac_rx_intr(int irq, void *dev_id, struct pt_regs *regs)
|
|
{
|
|
struct aac_dev *dev = dev_id;
|
|
unsigned long bellbits;
|
|
u8 intstat, mask;
|
|
intstat = rx_readb(dev, MUnit.OISR);
|
|
/*
|
|
* Read mask and invert because drawbridge is reversed.
|
|
* This allows us to only service interrupts that have
|
|
* been enabled.
|
|
*/
|
|
mask = ~(dev->OIMR);
|
|
/* Check to see if this is our interrupt. If it isn't just return */
|
|
if (intstat & mask)
|
|
{
|
|
bellbits = rx_readl(dev, OutboundDoorbellReg);
|
|
if (bellbits & DoorBellPrintfReady) {
|
|
aac_printf(dev, rx_readl(dev, IndexRegs.Mailbox[5]));
|
|
rx_writel(dev, MUnit.ODR,DoorBellPrintfReady);
|
|
rx_writel(dev, InboundDoorbellReg,DoorBellPrintfDone);
|
|
}
|
|
else if (bellbits & DoorBellAdapterNormCmdReady) {
|
|
rx_writel(dev, MUnit.ODR, DoorBellAdapterNormCmdReady);
|
|
aac_command_normal(&dev->queues->queue[HostNormCmdQueue]);
|
|
}
|
|
else if (bellbits & DoorBellAdapterNormRespReady) {
|
|
aac_response_normal(&dev->queues->queue[HostNormRespQueue]);
|
|
rx_writel(dev, MUnit.ODR,DoorBellAdapterNormRespReady);
|
|
}
|
|
else if (bellbits & DoorBellAdapterNormCmdNotFull) {
|
|
rx_writel(dev, MUnit.ODR, DoorBellAdapterNormCmdNotFull);
|
|
}
|
|
else if (bellbits & DoorBellAdapterNormRespNotFull) {
|
|
rx_writel(dev, MUnit.ODR, DoorBellAdapterNormCmdNotFull);
|
|
rx_writel(dev, MUnit.ODR, DoorBellAdapterNormRespNotFull);
|
|
}
|
|
return IRQ_HANDLED;
|
|
}
|
|
return IRQ_NONE;
|
|
}
|
|
|
|
/**
|
|
* aac_rx_disable_interrupt - Disable interrupts
|
|
* @dev: Adapter
|
|
*/
|
|
|
|
static void aac_rx_disable_interrupt(struct aac_dev *dev)
|
|
{
|
|
rx_writeb(dev, MUnit.OIMR, dev->OIMR = 0xff);
|
|
}
|
|
|
|
/**
|
|
* rx_sync_cmd - send a command and wait
|
|
* @dev: Adapter
|
|
* @command: Command to execute
|
|
* @p1: first parameter
|
|
* @ret: adapter status
|
|
*
|
|
* This routine will send a synchronous command to the adapter and wait
|
|
* for its completion.
|
|
*/
|
|
|
|
static int rx_sync_cmd(struct aac_dev *dev, u32 command,
|
|
u32 p1, u32 p2, u32 p3, u32 p4, u32 p5, u32 p6,
|
|
u32 *status, u32 * r1, u32 * r2, u32 * r3, u32 * r4)
|
|
{
|
|
unsigned long start;
|
|
int ok;
|
|
/*
|
|
* Write the command into Mailbox 0
|
|
*/
|
|
rx_writel(dev, InboundMailbox0, command);
|
|
/*
|
|
* Write the parameters into Mailboxes 1 - 6
|
|
*/
|
|
rx_writel(dev, InboundMailbox1, p1);
|
|
rx_writel(dev, InboundMailbox2, p2);
|
|
rx_writel(dev, InboundMailbox3, p3);
|
|
rx_writel(dev, InboundMailbox4, p4);
|
|
/*
|
|
* Clear the synch command doorbell to start on a clean slate.
|
|
*/
|
|
rx_writel(dev, OutboundDoorbellReg, OUTBOUNDDOORBELL_0);
|
|
/*
|
|
* Disable doorbell interrupts
|
|
*/
|
|
rx_writeb(dev, MUnit.OIMR, dev->OIMR = 0xff);
|
|
/*
|
|
* Force the completion of the mask register write before issuing
|
|
* the interrupt.
|
|
*/
|
|
rx_readb (dev, MUnit.OIMR);
|
|
/*
|
|
* Signal that there is a new synch command
|
|
*/
|
|
rx_writel(dev, InboundDoorbellReg, INBOUNDDOORBELL_0);
|
|
|
|
ok = 0;
|
|
start = jiffies;
|
|
|
|
/*
|
|
* Wait up to 30 seconds
|
|
*/
|
|
while (time_before(jiffies, start+30*HZ))
|
|
{
|
|
udelay(5); /* Delay 5 microseconds to let Mon960 get info. */
|
|
/*
|
|
* Mon960 will set doorbell0 bit when it has completed the command.
|
|
*/
|
|
if (rx_readl(dev, OutboundDoorbellReg) & OUTBOUNDDOORBELL_0) {
|
|
/*
|
|
* Clear the doorbell.
|
|
*/
|
|
rx_writel(dev, OutboundDoorbellReg, OUTBOUNDDOORBELL_0);
|
|
ok = 1;
|
|
break;
|
|
}
|
|
/*
|
|
* Yield the processor in case we are slow
|
|
*/
|
|
set_current_state(TASK_UNINTERRUPTIBLE);
|
|
schedule_timeout(1);
|
|
}
|
|
if (ok != 1) {
|
|
/*
|
|
* Restore interrupt mask even though we timed out
|
|
*/
|
|
rx_writeb(dev, MUnit.OIMR, dev->OIMR &= 0xfb);
|
|
return -ETIMEDOUT;
|
|
}
|
|
/*
|
|
* Pull the synch status from Mailbox 0.
|
|
*/
|
|
if (status)
|
|
*status = rx_readl(dev, IndexRegs.Mailbox[0]);
|
|
if (r1)
|
|
*r1 = rx_readl(dev, IndexRegs.Mailbox[1]);
|
|
if (r2)
|
|
*r2 = rx_readl(dev, IndexRegs.Mailbox[2]);
|
|
if (r3)
|
|
*r3 = rx_readl(dev, IndexRegs.Mailbox[3]);
|
|
if (r4)
|
|
*r4 = rx_readl(dev, IndexRegs.Mailbox[4]);
|
|
/*
|
|
* Clear the synch command doorbell.
|
|
*/
|
|
rx_writel(dev, OutboundDoorbellReg, OUTBOUNDDOORBELL_0);
|
|
/*
|
|
* Restore interrupt mask
|
|
*/
|
|
rx_writeb(dev, MUnit.OIMR, dev->OIMR &= 0xfb);
|
|
return 0;
|
|
|
|
}
|
|
|
|
/**
|
|
* aac_rx_interrupt_adapter - interrupt adapter
|
|
* @dev: Adapter
|
|
*
|
|
* Send an interrupt to the i960 and breakpoint it.
|
|
*/
|
|
|
|
static void aac_rx_interrupt_adapter(struct aac_dev *dev)
|
|
{
|
|
rx_sync_cmd(dev, BREAKPOINT_REQUEST, 0, 0, 0, 0, 0, 0, NULL, NULL, NULL, NULL, NULL);
|
|
}
|
|
|
|
/**
|
|
* aac_rx_notify_adapter - send an event to the adapter
|
|
* @dev: Adapter
|
|
* @event: Event to send
|
|
*
|
|
* Notify the i960 that something it probably cares about has
|
|
* happened.
|
|
*/
|
|
|
|
static void aac_rx_notify_adapter(struct aac_dev *dev, u32 event)
|
|
{
|
|
switch (event) {
|
|
|
|
case AdapNormCmdQue:
|
|
rx_writel(dev, MUnit.IDR,INBOUNDDOORBELL_1);
|
|
break;
|
|
case HostNormRespNotFull:
|
|
rx_writel(dev, MUnit.IDR,INBOUNDDOORBELL_4);
|
|
break;
|
|
case AdapNormRespQue:
|
|
rx_writel(dev, MUnit.IDR,INBOUNDDOORBELL_2);
|
|
break;
|
|
case HostNormCmdNotFull:
|
|
rx_writel(dev, MUnit.IDR,INBOUNDDOORBELL_3);
|
|
break;
|
|
case HostShutdown:
|
|
// rx_sync_cmd(dev, HOST_CRASHING, 0, 0, 0, 0, 0, 0,
|
|
// NULL, NULL, NULL, NULL, NULL);
|
|
break;
|
|
case FastIo:
|
|
rx_writel(dev, MUnit.IDR,INBOUNDDOORBELL_6);
|
|
break;
|
|
case AdapPrintfDone:
|
|
rx_writel(dev, MUnit.IDR,INBOUNDDOORBELL_5);
|
|
break;
|
|
default:
|
|
BUG();
|
|
break;
|
|
}
|
|
}
|
|
|
|
/**
|
|
* aac_rx_start_adapter - activate adapter
|
|
* @dev: Adapter
|
|
*
|
|
* Start up processing on an i960 based AAC adapter
|
|
*/
|
|
|
|
static void aac_rx_start_adapter(struct aac_dev *dev)
|
|
{
|
|
struct aac_init *init;
|
|
|
|
init = dev->init;
|
|
init->HostElapsedSeconds = cpu_to_le32(get_seconds());
|
|
/*
|
|
* First clear out all interrupts. Then enable the one's that we
|
|
* can handle.
|
|
*/
|
|
rx_writeb(dev, MUnit.OIMR, 0xff);
|
|
rx_writel(dev, MUnit.ODR, 0xffffffff);
|
|
// rx_writeb(dev, MUnit.OIMR, ~(u8)OUTBOUND_DOORBELL_INTERRUPT_MASK);
|
|
rx_writeb(dev, MUnit.OIMR, dev->OIMR = 0xfb);
|
|
|
|
// We can only use a 32 bit address here
|
|
rx_sync_cmd(dev, INIT_STRUCT_BASE_ADDRESS, (u32)(ulong)dev->init_pa,
|
|
0, 0, 0, 0, 0, NULL, NULL, NULL, NULL, NULL);
|
|
}
|
|
|
|
/**
|
|
* aac_rx_check_health
|
|
* @dev: device to check if healthy
|
|
*
|
|
* Will attempt to determine if the specified adapter is alive and
|
|
* capable of handling requests, returning 0 if alive.
|
|
*/
|
|
static int aac_rx_check_health(struct aac_dev *dev)
|
|
{
|
|
u32 status = rx_readl(dev, MUnit.OMRx[0]);
|
|
|
|
/*
|
|
* Check to see if the board failed any self tests.
|
|
*/
|
|
if (status & SELF_TEST_FAILED)
|
|
return -1;
|
|
/*
|
|
* Check to see if the board panic'd.
|
|
*/
|
|
if (status & KERNEL_PANIC) {
|
|
char * buffer;
|
|
struct POSTSTATUS {
|
|
__le32 Post_Command;
|
|
__le32 Post_Address;
|
|
} * post;
|
|
dma_addr_t paddr, baddr;
|
|
int ret;
|
|
|
|
if ((status & 0xFF000000L) == 0xBC000000L)
|
|
return (status >> 16) & 0xFF;
|
|
buffer = pci_alloc_consistent(dev->pdev, 512, &baddr);
|
|
ret = -2;
|
|
if (buffer == NULL)
|
|
return ret;
|
|
post = pci_alloc_consistent(dev->pdev,
|
|
sizeof(struct POSTSTATUS), &paddr);
|
|
if (post == NULL) {
|
|
pci_free_consistent(dev->pdev, 512, buffer, baddr);
|
|
return ret;
|
|
}
|
|
memset(buffer, 0, 512);
|
|
post->Post_Command = cpu_to_le32(COMMAND_POST_RESULTS);
|
|
post->Post_Address = cpu_to_le32(baddr);
|
|
rx_writel(dev, MUnit.IMRx[0], paddr);
|
|
rx_sync_cmd(dev, COMMAND_POST_RESULTS, baddr, 0, 0, 0, 0, 0,
|
|
NULL, NULL, NULL, NULL, NULL);
|
|
pci_free_consistent(dev->pdev, sizeof(struct POSTSTATUS),
|
|
post, paddr);
|
|
if ((buffer[0] == '0') && (buffer[1] == 'x')) {
|
|
ret = (buffer[2] <= '9') ? (buffer[2] - '0') : (buffer[2] - 'A' + 10);
|
|
ret <<= 4;
|
|
ret += (buffer[3] <= '9') ? (buffer[3] - '0') : (buffer[3] - 'A' + 10);
|
|
}
|
|
pci_free_consistent(dev->pdev, 512, buffer, baddr);
|
|
return ret;
|
|
}
|
|
/*
|
|
* Wait for the adapter to be up and running.
|
|
*/
|
|
if (!(status & KERNEL_UP_AND_RUNNING))
|
|
return -3;
|
|
/*
|
|
* Everything is OK
|
|
*/
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* aac_rx_init - initialize an i960 based AAC card
|
|
* @dev: device to configure
|
|
*
|
|
* Allocate and set up resources for the i960 based AAC variants. The
|
|
* device_interface in the commregion will be allocated and linked
|
|
* to the comm region.
|
|
*/
|
|
|
|
int aac_rx_init(struct aac_dev *dev)
|
|
{
|
|
unsigned long start;
|
|
unsigned long status;
|
|
int instance;
|
|
const char * name;
|
|
|
|
instance = dev->id;
|
|
name = dev->name;
|
|
|
|
/*
|
|
* Map in the registers from the adapter.
|
|
*/
|
|
if((dev->regs.rx = ioremap((unsigned long)dev->scsi_host_ptr->base, 8192))==NULL)
|
|
{
|
|
printk(KERN_WARNING "aacraid: unable to map i960.\n" );
|
|
return -1;
|
|
}
|
|
/*
|
|
* Check to see if the board failed any self tests.
|
|
*/
|
|
if (rx_readl(dev, MUnit.OMRx[0]) & SELF_TEST_FAILED) {
|
|
printk(KERN_ERR "%s%d: adapter self-test failed.\n", dev->name, instance);
|
|
goto error_iounmap;
|
|
}
|
|
/*
|
|
* Check to see if the board panic'd while booting.
|
|
*/
|
|
if (rx_readl(dev, MUnit.OMRx[0]) & KERNEL_PANIC) {
|
|
printk(KERN_ERR "%s%d: adapter kernel panic.\n", dev->name, instance);
|
|
goto error_iounmap;
|
|
}
|
|
/*
|
|
* Check to see if the monitor panic'd while booting.
|
|
*/
|
|
if (rx_readl(dev, MUnit.OMRx[0]) & MONITOR_PANIC) {
|
|
printk(KERN_ERR "%s%d: adapter monitor panic.\n", dev->name, instance);
|
|
goto error_iounmap;
|
|
}
|
|
start = jiffies;
|
|
/*
|
|
* Wait for the adapter to be up and running. Wait up to 3 minutes
|
|
*/
|
|
while ((!(rx_readl(dev, IndexRegs.Mailbox[7]) & KERNEL_UP_AND_RUNNING))
|
|
|| (!(rx_readl(dev, MUnit.OMRx[0]) & KERNEL_UP_AND_RUNNING)))
|
|
{
|
|
if(time_after(jiffies, start+180*HZ))
|
|
{
|
|
status = rx_readl(dev, IndexRegs.Mailbox[7]);
|
|
printk(KERN_ERR "%s%d: adapter kernel failed to start, init status = %lx.\n",
|
|
dev->name, instance, status);
|
|
goto error_iounmap;
|
|
}
|
|
set_current_state(TASK_UNINTERRUPTIBLE);
|
|
schedule_timeout(1);
|
|
}
|
|
if (request_irq(dev->scsi_host_ptr->irq, aac_rx_intr, SA_SHIRQ|SA_INTERRUPT, "aacraid", (void *)dev)<0)
|
|
{
|
|
printk(KERN_ERR "%s%d: Interrupt unavailable.\n", name, instance);
|
|
goto error_iounmap;
|
|
}
|
|
/*
|
|
* Fill in the function dispatch table.
|
|
*/
|
|
dev->a_ops.adapter_interrupt = aac_rx_interrupt_adapter;
|
|
dev->a_ops.adapter_disable_int = aac_rx_disable_interrupt;
|
|
dev->a_ops.adapter_notify = aac_rx_notify_adapter;
|
|
dev->a_ops.adapter_sync_cmd = rx_sync_cmd;
|
|
dev->a_ops.adapter_check_health = aac_rx_check_health;
|
|
|
|
/*
|
|
* First clear out all interrupts. Then enable the one's that we
|
|
* can handle.
|
|
*/
|
|
rx_writeb(dev, MUnit.OIMR, 0xff);
|
|
rx_writel(dev, MUnit.ODR, 0xffffffff);
|
|
rx_writeb(dev, MUnit.OIMR, dev->OIMR = 0xfb);
|
|
|
|
if (aac_init_adapter(dev) == NULL)
|
|
goto error_irq;
|
|
/*
|
|
* Start any kernel threads needed
|
|
*/
|
|
dev->thread_pid = kernel_thread((int (*)(void *))aac_command_thread, dev, 0);
|
|
if(dev->thread_pid < 0)
|
|
{
|
|
printk(KERN_ERR "aacraid: Unable to create rx thread.\n");
|
|
goto error_kfree;
|
|
}
|
|
/*
|
|
* Tell the adapter that all is configured, and it can start
|
|
* accepting requests
|
|
*/
|
|
aac_rx_start_adapter(dev);
|
|
return 0;
|
|
|
|
error_kfree:
|
|
kfree(dev->queues);
|
|
|
|
error_irq:
|
|
rx_writeb(dev, MUnit.OIMR, dev->OIMR = 0xff);
|
|
free_irq(dev->scsi_host_ptr->irq, (void *)dev);
|
|
|
|
error_iounmap:
|
|
iounmap(dev->regs.rx);
|
|
|
|
return -1;
|
|
}
|