R0dn3yS/android_kernel_xiaomi_sm7250
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

drivers: llcc: Remove programming of cache override registers

Browse Source 
cache override registers are expected configured by firmware
as one time settings, So remove these register programming.

Change-Id: I1a78afc7f772fcfd4997040efc82315b5a09a693
Signed-off-by: Prasad Sodagudi <psodagud@codeaurora.org>
This commit is contained in:
Prasad Sodagudi 2019-09-29 21:18:36 -07:00 committed by Gerrit - the friendly Code Review server
parent 0caad3ca67
commit 1d605a7db3
1 changed files with 0 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
drivers/soc/qcom/llcc-slice.c
View File

@ -240,28 +240,12 @@ static int qcom_llcc_cfg_program(struct platform_device *pdev)
struct llcc_slice_desc desc; struct llcc_slice_desc desc;
bool cap_based_alloc_and_pwr_collapse = bool cap_based_alloc_and_pwr_collapse =
drv_data->cap_based_alloc_and_pwr_collapse; drv_data->cap_based_alloc_and_pwr_collapse;
uint32_t mask = ~0;
int v2_ver = of_device_is_compatible(pdev->dev.of_node, int v2_ver = of_device_is_compatible(pdev->dev.of_node,
"qcom,llcc-v2"); "qcom,llcc-v2");
sz = drv_data->cfg_size; sz = drv_data->cfg_size;
llcc_table = drv_data->cfg; llcc_table = drv_data->cfg;
/* Disable the Cache as Non-Cache override and enable
* the Non-Cache as Cache override
*/
if (v2_ver) {
ret = regmap_write(drv_data->bcast_regmap,
LLCC_TRP_C_AS_NC, 0);
if (ret)
return ret;
ret = regmap_write(drv_data->bcast_regmap,
LLCC_TRP_NC_AS_C, mask);
if (ret)
return ret;
}
for (i = 0; i < sz; i++) { for (i = 0; i < sz; i++) {
attr1_cfg = LLCC_TRP_ATTR1_CFGn(llcc_table[i].slice_id); attr1_cfg = LLCC_TRP_ATTR1_CFGn(llcc_table[i].slice_id);
attr0_cfg = LLCC_TRP_ATTR0_CFGn(llcc_table[i].slice_id); attr0_cfg = LLCC_TRP_ATTR0_CFGn(llcc_table[i].slice_id);